




FIG.2

NOP	NOP	NOP	NOP			
E1	NOP	NOP	NOP			
NOP	E1	NOP	NOP			
NOP	NOP	E1	NOP			
NOP	NOP	NOP	E1			
E1	E1	NOP	NOP			
E1	NOP	E1	NOP			
E1	NOP	NOP	E1			
NOP	E1	E1	NOP			
NOP	E1	NOP	E1			
NOP	NOP	E1	E1			
E1	E1	E1	NOP			
E1	E1	NOP	E1_			
E1	NOP	E1	E1 E1			
NOP	E1	E1				
E1	E1	E1	E1			


[FIG. 2]

Formats of instruction words to be supplied to a conventional parallel processor having four instruction execution units










[FIG. 4]









[FIG. 5]


Formats of instruction words to be supplied to the parallel processor of the first embodiment of the present invention











[FIG. 8]



[FIG. 9]

FIG. 9

Basic instruction rearrangement in the parallel processor of the second embodiment of the present invention


			13 人															
FORMAT OF INSTRUCTION WORDS			Ì	LU0		IUO		IU1		FU0		FU1		BU0		7.5		
				٧	LI	٧	11	٧	11	٧	FI	٧	FI	٧	ВІ) 15		
0		ВІ	1	FI	Γ	0	-1	0	-	0	_	1	FI	0	-	1	ВІ	
0		ВI	1	11		0	-	1	11	0	_	0	-	0	_	1	ВІ	
0		ВІ	1	LI		1	LI	0	-	0	_	0	-	0	_	1	ВІ	
0		FI	1	ВІ		0	-	0	_	0	_	1	FI	0	_	1	ВІ	
	,	FI	1	Fi		0	_	0	_	0	_	1	Fl	1	FI	0	_	
)	FI	1	11		0	_	1	11	0	_	1	FI	0		0	_	
)	FI	1	LI		1	LI	0	_	0	-	1	FI	0	_	0	_	
)	[[1	BI][0	-	1	11	0	-	0	_	0	_	1	ВІ	
	0	11	1	FI		0	_	1	11	0	_	1	FI	0	_	0	_	> 17
	0	11	1	11		0	_	1	11	1	11	0	-	0	<u> </u>	0	_	
	0	11	1	LI		1	LI	1	11	0	_	0	_	0	<u> </u>	0	_	
	0	LI	1	Bi	\prod	1	LI	0	_	0	_	0	_	0	_	1	ВІ	
	0	LI	1	FI	brack igg	1	LI	0	_	0	_	1	FI	0	_	0	<u> </u>	
	0	LI	1	11	brack brack	1	LI	1	11	0	_	0	<u> </u>	0	-	0	_	
	1	BI				0	_	0	-	0	<u> </u> -	0	-	0	<u> </u>	1	ВІ	
	1	F١				0	_	0	_	0	_	1	FI	0	<u> </u>	0	_	
	1	11]			0	_	1	11	0	-	0		0	-	0	<u> </u>	
	1	LI				1	LI	0	_	0	_	0	<u> </u>	0		0		

[EIG. 10]-Circuit diagram of a conversion unit in the parallel processor shown in FIG. 7 FIG.10 INTRUCTION WORD BD1 BD2 BI DETECTOR BI DETECTOR 147 -163 **~**155 209 **-L1** SELECTOR FD1 FD2 FI DETECTOR FI DETECTOR 149 156~ 164 210 187 -188 **SELECTOR** -185 -F1 -v } FU1 ID2 ID1 11 DETECTOR II DETECTOR 151 157~ 165 211 189--190 **SELECTOR** -186 **-**11 **-**V } 1U1 LD1 LD2 LI DETECTOR LI DETECTOR 153 212 -166 -158

SELECTOR

[FIG. 11]

Circuit diagram of the conversion unit in a case where the maximum basic instruction word length is 4




Structure of a second example of the parallel processor in accordance with the second embodiment of the present

invention

[FIG. 12]


~23 REGISTER UNIT F 즲 ≘ INSTRUCTION FETCH UNIT INSTRUCTION ISSUE UNIT <u>음</u> CONVERSION INSTRUCTION WORD DATA LOAD/STORE MEMORY








[FIG: 13]






















in accordance with the second embodiment of the present Structure of a sixth example of the parallel processor

invention







MEMORY


75

MEMORY



Structure of a third example of the parallel processor in accordance with the third embodiment of the present


(FIG. 24)





Structure of a fourth example of the parallel processor in accordance with the third embodiment of the present


10 PE






Structure of a fifth example of the parallel processor in accordance with the third embodiment of the present

[FIG-26]






Structure of a sixth example of the parallel processor in accordance with the third embodiment of the present





Structure of a first example of a parallel processor in accordance with a fourth embodiment of the present


[FIG-28]






Structure of a second example of the parallel processor in accordance with the fourth embodiment of the present

[EEC -29]



Structure of a third example of the parallel processor in accordance with the fourth embodiment of the present


[41C-30]





Structure of a fourth example of the parallel processor in accordance with the fourth embodiment of the present


[FIG. 34]





Structure of a fifth example of the parallel processor in accordance with the fourth embodiment of the present


[FIG. 32]





Structure of a sixth example of the parallel processor in accordance with the fourth embodiment of the present


[EEC-33]





Structure of a first example of a parallel processor in accordance with a fifth embodiment of the present


[FIG. 34]






Structure of a second example of the parallel processor in accordance with the fifth embodiment of the present

[4FIG: 35]




Structure of a third example of the parallel processor in accordance with the fifth embodiment of the present




Structure of a fourth example of the parallel processor in accordance with the fifth embodiment of the present

[EEC 37-]





Structure of a fifth example of the parallel processor in accordance with the fifth embodiment of the present





REGISTER UNIT Structure of a sixth example of the parallel processor in accordance with the fifth embodiment of the present MUO, 1 -145 JUDGMENT INSTRUCTION ISSUE UNIT FU0, 1 FIG.39 INSTRUCTION FETCH UNIT FIRST CONVERSION UNIT 100,1 SECOND CONVERSION UNIT 146 INSTRUCTION WORD DATA Load/store invention MEMORY <u>ک</u>